

International Journal of Research in

A Peer Reviewed Open Access International Journal www.ijrms

An Implementation of 2 to 4 and 4 to 16 Decoder using DVL, DPL, TGL and CMOS Logic

J. Anusha

Department of Electronics & Communication Engineering, Annamacharya Institute of Technology & Sciences, Kadapa, Andhra Pradesh 516003, India.

Abstract:

This document introduces a switch design method for line decoders, combining transmission gate logic, pass transistor and static complementary metal-oxide semiconductor (CMOS). Two new methods are presented for the 2–4 decoder: a 14-transistor method targeting on reducing transistor count and power dissipation and a 15-transistor method targeting on high power-delay performance. All proposed decoders have full-voltage swinging capability and reduced transistor count compared to their conventional CMOS methodology. Finally, a variety of comparative simulations at 32 nm shows that the proposed method gives a significant improvement in power and delay.

Key words: Decoder, Switch-Logic, PTL, and TG.

I. INTRODUCTION

STATIC CMOS circuits are used for the vast majority of logic gates in integrated circuits. They consist of complementary N - type metal-oxide-semiconductor (NMOS) pull down and P-type metal-oxide semiconductor (PMOS) pull up networks and present good performance as well as resistance to noise and device variation.

Therefore, complementary metal-oxide semiconductor (CMOS) logic is characterized by robustness against voltage scaling and transistor sizing and thus reliable operation at low voltages and small transistor sizes . Input signals are connected to transistor gates only,

O. Homa Kesav

Department of Electronics & Communication Engineering, Annamacharya Institute of Technology & Sciences, Kadapa, Andhra Pradesh 516003, India.

offering reduced design complexity and facilitation of cell-based logic synthesis and design.

Pass transistor logic (PTL) was mainly developed in the 1990s, when various design styles were introduced, aiming to provide a viable alternative to CMOS logic and im-prove speed, power, and area. Its main design difference is that inputs are applied to both the gates and the source/drain diffusion terminals of transistors. Pass transistor circuits are implemented with either individual NMOS/PMOS pass transistors or parallel pairs of NMOS and PMOS called transmission gates.

Line decoders are fundamental circuits, widely used in the peripheral circuitry of memory arrays (e.g., SRAM). This brief develops a mixed-logic methodology for their implementation, opting for improved performance compared to single-style design

The rest of this brief is organized as follows: Section II provides a brief overview of the examined decoder circuits, implemented with conventional CMOS logic. Section III introduces the new mixed-logic designs. Section IV conducts a comparative simulation study among the proposed and conventional decoders, with a detailed discussion on the derived results. Section V provides the summary and final conclusions of the work presented

Cite this article as: J. Anusha & O. Homa Kesav, "An Implementation of 2 to 4 and 4 to 16 Decoder using DVL, DPL, TGL and CMOS Logic", International Journal of Research in Management Studies, Volume 4 Issue 12, 2019, Page 12-16.

Volume No: 4 (2019), Issue No: 12 (December) www. IJRMS.com

December 2019



International Journal of Research in

Management Studies

A Peer Reviewed Open Access International Journal www.ijrms

II. LINE DECODERS

In digital systems, discrete quantities of information are represented by binary codes. An *n*-bit binary code can represent up to 2^n distinct elements of coded data. A decoder is a combinational circuit that converts binary information from *n* input lines to a maximum of 2^n unique output lines or fewer if the *n*-bit coded information has unused combinations. The circuits examined here are *n*-to-*m* line decoders, which generate the $m = 2^n$ min-terms of *n* input variables

Table I Truth Table of 2–4 Decoder

Α	B	\mathbf{D}_0	\mathbf{D}_1	\mathbf{D}_2	D_3
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

Table Ii Truth Table of Inverting 2-4 Decoder

Α	B	I ₀	I_1	I ₂	I ₃
0	0	0	1	1	1
0	1	1	0	1	1
1	0	1	1	0	1
1	1	1	1	1	0

MIXED LOGIC DESIGN

A. 14-Transistor 2–4 Low-Power Topology

Designing a 2–4 line decoder with either TGL or DVL gates would require a total of 16 transistors (12 for AND/OR gates and 4 for inverters). However, by mixing both AND gate types into the same topology and using proper signal arrangement, it is possible to eliminate one of the two inverters, therefore reducing the total transistor count to 14

Let us assume that, out of the two inputs, namely, *A* and *B*, we aim to eliminate the *B* inverter from the circuit. The D_o minterm (A-B -) is implemented with a DVL gate, where *A* is used as the propagate signal. The D_1 minterm (AB^-) is implemented with a TGL gate, where *B* is used as the propagate signal. The D₂ minterm (A-B) is implemented with a DVL gate, where *A* is used as the propagate signal.

Finally, The D_3 minterm (*AB*) is implemented with a TGL gate, where *B* is used as the propagate signal. These particular choices completely avert the use of the complementary *B* signal; therefore, the *B* inverter can be eliminated from the circuit, resulting in a 14-transistor topology (9 nMOS and 5 pMOS).

Following a similar procedure with OR gates, a 2–4 inverting line decoder can be implemented with 14 transistors (5 nMOS and 9 pMOS) as well: I_0 and I_2 are implemented with TGL (us-ing *B* as the propagate signal), and I_1 and I_3 are implemented with DVL (using *A* as the propagate signal). The *B* inverter can once again be elided.

Inverter elimination reduces the transistor count, logical effort and overall switching activity of the circuits, thereby reducing power dissipation. The two new topologies are named "2–4LP" and "2–4LPI," where "LP" stands for "low power" and "I" for "inverting." Their schematics are shown in Fig. 1(a) and (b), respectively.

B. 15-Transistor 2–4 High-Performance Topology

The low-power topologies presented above have a drawback regarding worst case delay, which comes from the use of complementary A as the propagate signal in the case of D_0 and I_3 . However, D_0 and I_3 can be efficiently implemented using static CMOS gates, without using complementary sig-nals. Specifically, D_0 can be implemented with a CMOS NOR gate and I_3 with a CMOS NAND gate, adding one transistor to each topology. The new 15T designs present a significant

December 2019

Volume No: 4 (2019), Issue No: 12 (December) www. IJRMS.com



International Journal of Research in

Management Studies

A Peer Reviewed Open Access International Journal www.ijrms

improvement in delay while only slightly increasing power dissipation. They are named "2–4HP" (9 nMOS, 6 pMOS) and "2–4HPI" (6 nMOS, 9 pMOS), where "HP" stands for "high performance" and "I" stands for "inverting." The 2–4HP and 2–4HPI schematics are shown in Fig. 2(a) and (b), respectively




Fig. 1. New 14-transistor 2–4 line decoders. (a) 2–4LP. (b) 2–4LPI





Fig. 2. New 15-transistor 2–4 line decoders. (a) 2–4HP. (b) 2–4HPI

C. Integration in 4–16 Line Decoders

PTL can realize logic functions with fewer transistors and smaller logical effort than CMOS. However, cascading PTL circuits may cause degradation in performance due to the lack of driving capability. Therefore, a mixed-topology approach, i.e., alternating PTL and CMOS logic, can potentially deliver optimum results

We implemented four 4–16 decoders by using the four new 2–4 as predecoders in conjunction with CMOS NOR/NAND gates to produce the decoded outputs. The new topologies derived from this combination are the following: 4–16LP [Fig. 3(a)], which combines two 2– 4LPI predecoders with a NOR-based postdecoder; 4– 16HP [Fig. 3(b)], which combines two 2–4HPI predecoders with a NOR-based postdecoder; 4–16LPI [Fig. 3(c)], which combines two 2–4HP pre decoders with a NAND-based post decoder; and, finally, 4–16HPI [Fig. 3(d)], which combines two 2–4HP predecoders with a NAND-based postdecoder. The "LP" topologies have a total of 92 transistors, while the "HP" ones have 94, as opposed to 104 with pure CMOS



16LPI. (c) 4–16HP. (d) 4–16HPI

Volume No: 4 (2019), Issue No: 12 (December) www. IJRMS.com

December 2019



International Journal of Research in

Management Studies

A Peer Reviewed Open Access International Journal www.ijrms




Fig. 4. Simulation setup regarding input/output loading conditions. (a) 2–4 de-coders. (b) 4–16 decoders

IV. SIMULATION RESULTS




Fig. 5. I/O waveforms of the proposed 2–4 decoders for all input. transitions. (a) 2–4LP. (b) 2–4LPI. (c) 2–4HP. (d) 2–4HPI

In this section, we perform a variety of BSIM4-based spice simulations on the schematic level, in order to compare the proposed mixed-logic decoders with the conventional CMOS. The circuits are implemented using a 32 nm predictive tech-nology model for low-power applications (PTM LP), incor-porating high-k/metal gate and stress effect [11]. For fair and unbiased comparison we use unit-size transistors exclusively ($L_n = L_p = 32$ nm, $W_n = W_p = 64$ nm) for all decoders

A. Result Discussion

The simulation results regarding power, PDP and delay are analyzed by comparatively,. Each of the proposed de-signs will be compared to its conventional counterpart. Specifically, 2–4LP and 2–4HP are compared to 20T, 2–4LPI and 2–4HPI are compared to inverting 20T, 4–16LP and 4–16HPI are compared to 104T and finally, 4– 16LPI and 4–16HPI are compared to inverting 104T.

According to the obtained results, 2–4LP presents 9.3% less power dissipation than CMOS 20T, while introducing a cost of 26.7% higher delay and 15.7% higher PDP. On the other hand, 2–4HP outperforms CMOS 20T in all aspects, reducing power, delay, and PDP by 8.2%, 4.3%, and 15.7%, respectively. Both of our inverting designs, 2–4LPI and 2–4HPI, outperform CMOS 20T inverting in all aspects as well. Specifically, 2–4LPI reduces power, delay, and PDP by 13.3%, 11%, and 25%,

V. CONCLUSION

By comparing conventional and switch logic from the analysis of the 32nm technology switch logic implementation gives better results in terms of transistor count and power dissipation.

REFERENCES

[1] N. H. E. Weste and D. M. Harris, CMOS VLSI Design, a Circuits and Systems Perspective, 4th ed. Boston, MA, USA: Addison-Wesley, 2011.

[2] R. Zimmermann and W. Fichtner, "Low-power logic styles: CMOS ver-sus pass-transistor logic," IEEE J. Solid State Circuits, vol. 32, no. 7, pp. 1079–1090, Jul. 1997.

[3] K. Yano et al., "A 3.8-ns CMOS 16×16 -b multiplier using complementary pass-transistor logic," IEEE J. Solid-State Circuits, vol. 25, no. 2, pp. 388–393, Apr. 1990.

[4] M. Suzuki et al., "A 1.5 ns 32b CMOS ALU in double pass-transistor logic," in Proc. IEEE Int. Solid-State Circuits Conf., 1993, pp. 90–91.

Volume No: 4 (2019), Issue No: 12 (December) www. IJRMS.com

December 2019



International Journal of Research in

Management Studies

A Peer Reviewed Open Access International Journal www.ijrms

[5] X. Wu, "Theory of transmission switches and its application to design of CMOS digital circuits," Int. J. Circuit Theory Appl., vol. 20, no. 4, pp. 349–356, 1992.

[6] V. G. Oklobdzija and B. Duchene, "Pass-transistor dual value logic for low-power CMOS," in Proc. Int. Symp. VLSI Technol., 1995, pp. 341–344.

[7] M. A. Turi and J. G. Delgado-Frias, "Decreasing energy consump-tion in address decoders by means of selective precharge schemes," Microelectron. J., vol. 40, no. 11, pp. 1590–1600, 2009.

[8] V. Bhatnagar, A. Chandani, and S. Pandey, "Optimization of row decoder for 128×128 6T SRAMs," in Proc. IEEE Int. Conf. VLSI-SATA, 2015, 1–4.

[9] A. K. Mishra, D. P. Acharya, and P. K. Patra, "Novel design tech-nique of address decoder for SRAM," Proc. IEEE ICACCCT, 2014, pp. 1032–1035.

[10] D. Markovic,' B. Nikolic,' and V. G. Oklobdžija, "A general method in syn-thesis of pass-transistor circuits," Microelectron. J., vol. 31, pp. 991–998, 2000.

[11] N. Lotze and Y. Manoli, "A 62 mV 0.13 μm CMOS standard-cell-based design technique using Schmitt-trigger logic," IEEE J. Solid State Circuits, vol. 47, no. 1, pp. 47–60, Jan. 2012.